EVAL_PMG1_S3_DUAL_DRP KIT

CONTENTS

PAGE	DESCRIPTION
01	TITLE & TABLE OF CONTENTS
02	BLOCK DIAGRAM
03	KITPROG3
04	INPUT POWER & SYSTEM REGULATOR
05	PMG1-S3 CONTROLLER
06	PD REGULATOR PORT0
07	PD REGULATOR PORT1
08	POWER PATH & TYPE-C CONNECTOR PORT0
09	POWER PATH & TYPE-C CONNECTOR PORT1
10	CAPSENSE
11	ACCESSORIES
12	REVISION HISTORY

Drawing Numbers	
PCBA	121-60658-01
PCB	600-60658-01
FAB DRW	610-60658-01
ASSY DRW	620-60658-01
SCH DRW	630-60658-01


Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : EVAL_PMG1_S3_DUALDRP KIT

Page Title: TITLE & TABLE OF CONTENTS


Size	Document Number	Drawn By	Approved By	Rev
A4	630-60658-01	HUSA	GUBILI	04


Date: Thursday, June 06, 2024 Sheet 1 of 12





Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.


SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: BLOCK DIAGRAM				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 2 of 12		































Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: KITPROG3				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 3 of 12		

DC POWER INPUT







Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: INPUT POWER & SYSTEM REGULATOR				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 4 of 12		

PMG1-S3 CONTROLLER




PMG1-S3 CONTROLLER




SWITCH

RESET SWITCH


USER SWITCH




I2C PULL-UPS




DECOUPLING CAPACITORS




VREF BYPASS CAPACITOR for 12-bit SAR ADC



VSYS POWER SELECTION JUMPER




PMG1-S3 SWD PROGRAMMING HEADER



LEDS


PMG1-S3 POWER ON




Note: To provide External supply to VDDIO, Populate D2 or R9 and remove R5.

Note: To provide External supply to VDDA, Populate D15 or R178 and remove R68.


I/O HEADER



GPIO PULL-UP/PULL-DOWN




KITPROG3 HEADER



Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.


SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: PMG1-S3 CONTROLLER				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 5 of 12		

PD REGULATOR PORT0



Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: PD REGULATOR PORT0				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 6 of 12		




Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.


SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: PD REGULATOR PORT1				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 7 of 12		

1. Default Jumper position (1-2,3-4,5-6) : On Board PD regulator
2. Connect 2,4,6 : External PD regulator.

VBUS PROVIDER PATH PORT0




VBUS CONSUMER PATH PORT0



TYPE-C CONNECTOR PORT0

TYPE-C_VBUS shape should support 5A.




AFC CHARGING CONFIG



CONFIGURATION FOR AFC CHARGING
R191 - 18K -> VDDIO1S 5V
R191 - 5.1K -> VDDIO1S 3.3V

USB SHIELD




Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.


SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: POWER PATH & TYPE-C CONNECTOR PORT0				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 8 of 12		

1. Default Jumper position (1-2,3-4,5-6) : On Board PD regulator
2. Connect 2,4,6 : External PD regulator.

VBUS PROVIDER PATH PORT1




VBUS CONSUMER PATH PORT1




TYPE-C CONNECTOR PORT1

TYPE-C_VBUS shape should support 5A.





USB SHIELD





Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.


SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: POWER PATH & TYPE-C CONNECTOR PORT0				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 9 of 12		

















Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: CAPSENSE				
Size	Document Number	Drawn By	Approved By	Rev
A4	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024			Sheet 10 of 12	

Accessories



Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

SCH Title : EVAL_PMG1_S3_DUALDRP KIT				
Page Title: ACCESSORIES				
Size	Document Number	Drawn By	Approved By	Rev
A3	630-60658-01	HUSA	GUBILI	04
Date: Thursday, June 06, 2024		Sheet 11 of 12		

REVISION HISTORY

REVISION NO	DESCRIPTION OF CHANGE'	RELEASE DATE	RELEASE NOTES
REV 01	INITIAL RELEASE	11MAY2023	
REV 02	1. Updated SW1-SW3 part number as "434133025816" 2. D9, D10 and D26 part number changed to "SK54A" 3. Added 100 K ohm resistors (R182 & R184) across D45&D46 4. D28, D30 removed and changed with P-MOS based circuits. 5. Updated the notes in the page 4 (R60, R154) need to be replace with (R38 & R39) 6. Correct the title for C38 as "Vref CAP for 12-bit SAR ADC" 7. Correct the notes as "Note: To provide external supply to VDDIO, either populate D2 or R9 and Remove R5" 8. Correct the notes as "Note: To provide external supply to VDDA, either populate D15 or R178 and Remove R68" 9. Changed Power LED voltage source from VDDIO to V3P3 10. Added 0E on SBU lines for both ports 11. Added USER LED 2 for port1 and renamed LED4 to LED2 and LED2 to LED4. 12. Added Acrylic sheet 13. J19 & J20 combined as one Connector 14. Changed schematic CSB1->BTN1 and CSB2->BTN2 15. Updated Cap sense button and Shield schematic symbols 16. Updated "ADAPTER_DETECT" through holes test point as SMD test point. 17. Rename Cap sense "SENSORx" to "SLIDERx" and "LED_Sx" to "LED_SLDx" 18. GND_SHIELD2 renamed as GND_SHIELD for CAPSENSE 19. Made R190 and R122 as DNP 20. Swapped BTN LED11 and LED12. 21. GPIO assignment updated	31AUG2023	
REV 03	1. Updated the Power LED power to VDDD 2. connected J11.2 to J12 ground 3. USER_LEDs and USER_SWITCH connected directly to PMG1_S3 4. Added R191 AFC resistor for legacy charging 5. Updated J12 MPN 6. Updated Switch MPN	27FEB2024	
REV 04	1. Updated CSS1 to CSS0 2. Added separate shield selection for both Top & Bottom capsense Hash shape (R192,R193 added) 3. SHIELD1 is split into two shields: TOP_SHIELD and BOTTOM_SHIELD 4. U7, U8 renamed to Q26, Q27. 5. BUTTON0,1 net name are changed to BTN0,1 6. J5.3 net named as VIN 7. SLIDER0-4 net name changed as SLD0-4	06JUN2024	

Legal Disclaimer :
The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.